

Docket No.: 03-2040

PATENT



**UNITED STATES PATENT AND TRADEMARK OFFICE**

In Application of:  
Jeffrey Heidel

: By the Examiner:

Serial No.: 10/695,880

Filed: October 28, 2003

: Group Art Unit:

Title: METHOD FOR IMPROVED TRACEABILITY OF COMPONENTS USED IN  
MANUFACTURING OF A PRINTED CIRCUIT BOARD (PCB)

Commissioner for Patents  
P.O. Box 1450  
Alexandria, VA 22313-1450

---

**CERTIFICATE OF MAILING UNDER 37 C.F.R. §1.8**

I hereby certify that this correspondence is being deposited with the United States Postal Service on December 12, 2003, in a First Class envelope, with sufficient postage thereon, addressed to: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

*Michele D. Norine*

Michele D. Norine

DATED: December 12, 2003

Dear Sir:

**INFORMATION DISCLOSURE STATEMENT**

Applicant submits herewith patents, publications or other information of which he is aware, which he believes may be material to the patentability of this application and in respect of which there may be a duty to disclose in accordance with 37 CFR 1.56.

While this Information Disclosure Statement may be "material" pursuant to 37 CFR 1.56, it is not intended to constitute an admission that any patent, publication or other information referred to herein is "prior art" for this invention unless specifically designated as such.

In accordance with 37 CFR 1.97(g) the filing of this Information Disclosure Statement shall not be construed to mean that a search has been made or that no other material information as defined in 37 CFR 1.56(a) exists.

The attached form, PTO-1449, provides a listing of patents, publications, or other information as required by 37 CFR 1.98(a)(1).

A copy of each of these items, publications or other information, on PTO-1449 is supplied herewith.

Please direct all correspondence and telephone calls to:

**CUSTOMER NO. 24319**  
PETER SCOTT  
LEGAL DEPARTMENT - IP  
LSI LOGIC CORPORATION  
M/S D-106  
1621 BARBER LANE  
MILPITAS, CA 95035

DATED: December 12, 2003.

Respectfully submitted,  
Jeffrey Heidel,  
LSI Logic Corporation,

By Walter J. Malinowski  
Walter J. Malinowski  
Reg. N<sup>o</sup> 43,423

SUITER • WEST PC LLO  
14301 FNB PARKWAY, SUITE 220  
OMAHA NE 68154-5299  
(402) 496-0300 (TELEPHONE)  
(402) 496-0333 (TELECOPIER)

In Place of FORM PTO-1449 (Modified)

Serial No.: 10/695,880

Applicant: Jeffrey Heidel

Filing Date: October 28, 2003

Group:

Atty. Docket No.: 03-2040

**LIST OF PATENTS AND PUBLICATIONS FOR  
APPLICANT'S INFORMATION DISCLOSURE  
STATEMENT**

Reference Designation

**U.S. PATENT DOCUMENTS**

Examiner Initial	Document Number	Date	Name	Class	Subclass	Filing Date if Appropriate
AAA						
ABA						
ACA						
ADA						
AEA						
AFA						
AGA						
AHA						
AIA						
AJA						

**FOREIGN PATENT DOCUMENTS**

Examiner Initial	Document Number	Date	Country	Class	Subclass	Translation Yes No
AKA						
ALA						
AMA						
ANA						
AOA						

**OTHER ART (Including Author, Title, Date, Pertinent Pages, Etc.)**

Examiner

Initial

\_\_\_ APA <http://www.datasweep.com/>, print-out date 12/10/03, 19 pages enclosed.

\_\_\_ AQA

\_\_\_ ARA

Examiner:

Date Considered:

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.